Low-Voltage CMOS Dual D-Type Flip-Flop

With 5 V-Tolerant Inputs

The MC74LCX74 is a high performance, dual D–type flip–flop with asynchronous clear and set inputs and complementary (O, \overline{O}) outputs. It operates from a 2.3 to 3.6 V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A V_I specification of 5.5 V allows MC74LCX74 inputs to be safely driven from 5 V devices.


The MC74LCX74 consists of 2 edge-triggered flip-flops with individual D-type inputs. The flip-flop will store the state of individual D inputs, that meet the setup and hold time requirements, on the LOW-to-HIGH Clock (CP) transition.

- Designed for 2.3 V to 3.6 V V_{CC} Operation
- 5 V Tolerant Inputs Interface Capability With 5 V TTL Logic
- LVTTL Compatible
- LVCMOS Compatible
- 24 mA Balanced Output Sink and Source Capability
- Near Zero Static Supply Current in All Three Logic States (10 μA)
 Substantially Reduces System Power Requirements
- Latchup Performance Exceeds 500 mA
- ESD Performance: Human Body Model >2000 V; Machine Model >200 V



ON Semiconductor™


http://onsemi.com



ORDERING INFORMATION

Y = Year W, WW = Work Week

| Davisa | Daalsana | Chinnin n |
|---------------|---------------|-----------------|
| Device | Package | Shipping |
| MC74LCX74D | SO-14 | 55 Units/Rail |
| MC74LCX74DR2 | SO-14 | 2500 Units/Reel |
| MC74LCX74DT | TSSOP-14 | 96 Untis/Rail |
| MC74LCX74DTR2 | TSSOP-14 | 2500 Units/Reel |
| MC74LCX74M | EIAJ SO-14 | 50 Units/Rail |
| MC74LCX74MEL | EIAJ So-14 | 2000 Units/Reel |






Figure 2. Logic Diagram

PIN NAMES

| Pins | Function |
|--------------------|---------------------|
| CP1, CP2 | Clock Pulse Inputs |
| D1-D2 | Data Inputs |
| CD1, CD2 | Direct Clear Inputs |
| SD1, SD2 | Direct Set Inputs |
| On– O n | Outputs |

TRUTH TABLE

| | Inp | uts | | Outputs | | |
|-----|-----|----------|----|---------|----|------------------------|
| SDn | CDn | CPn | Dn | On | Ōn | Operating Mode |
| L | Н | Х | Х | Н | L | Asynchronous Set |
| Н | L | Х | Х | L | Н | Asynchronous Clear |
| L | L | Х | Х | Н | н | Undetermined |
| Н | Н | 1 | h | Н | L | |
| Н | Н | ↑ | I | L | Н | Load and Read Register |
| Н | Н | 1 | Х | NC | NC | Hold |

H = High Voltage Level

h = High Voltage Level One Setup Time Prior to the Low-to-High Clock Transition

L = Low Voltage Level

= Low Voltage Level One Setup Time Prior to the Low-to-High Clock Transition

NC = No Change

X = High or Low Voltage Level and Transitions are Acceptable

= Low-to-High Transition

↑ = Not a Low-to-High Transition

For I_{CC} reasons, DO NOT FLOAT Inputs

MAXIMUM RATINGS

| Symbol | Parameter | Value | Condition | Unit |
|------------------|----------------------------------|-----------------------------------|---------------------------------------|------|
| V _{CC} | DC Supply Voltage | -0.5 to +7.0 | | V |
| VI | DC Input Voltage | $-0.5 \le V_1 \le +7.0$ | | V |
| Vo | DC Output Voltage | $-0.5 \le V_{O} \le V_{CC} + 0.5$ | Output in HIGH or LOW State (Note 1.) | V |
| I _{IK} | DC Input Diode Current | -50 | V _I < GND | mA |
| lok | DC Output Diode Current | -50 | V _O < GND | mA |
| | | +50 | V _O > V _{CC} | mA |
| IO | DC Output Source/Sink Current | ±50 | | mA |
| I _{CC} | DC Supply Current Per Supply Pin | ±100 | | mA |
| I _{GND} | DC Ground Current Per Ground Pin | ±100 | | mA |
| T _{STG} | Storage Temperature Range | -65 to +150 | | °C |

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Pa | Min | Туре | Max | Unit | |
|-----------------|--|--|------------|----------------------|------------------|------|
| V _{CC} | Supply Voltage | Operating Data Retention Only | 2.0 1.5 | 2.5, 3.3 2.5, 3.3 | 3.6 3.6 | V |
| VI | Input Voltage | | 0 | | 5.5 | V |
| Vo | Output Voltage | (HIGH or LOW State) (3-State) | 0 | | V _{CC} | V |
| I _{OH} | HIGH Level Output Current | $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$ $V_{CC} = 2.3 \text{ V} - 2.7 \text{ V}$ | | | -24 -12 -8 | mA |
| I _{OL} | LOW Level Output Current | $V_{CC} = 3.0 \text{ V} - 3.6 \text{ V}$ $V_{CC} = 2.7 \text{ V} - 3.0 \text{ V}$ $V_{CC} = 2.3 \text{ V} - 2.7 \text{ V}$ | | | +24 +12 +8 | mA |
| T _A | Operating Free-Air Temperatur | е | -40 | | +85 | °C |
| Δt/ΔV | Input Transition Rise or Fall Rate, V _{IN} from 0.8 V to 2.0 V, V _{CC} = 3.0 V | | 0 | | 10 | ns/V |

^{1.} I_O absolute maximum rating must be observed.

DC ELECTRICAL CHARACTERISTICS

| | | | T _A = −40°C | | |
|-----------------|---------------------------------------|---|------------------------|------|------|
| Symbol | Characteristic | Condition | Min | Max | Unit |
| V _{IH} | HIGH Level Input Voltage (Note 2.) | 2.3 V ≤ V _{CC} ≤ 2.7 V | 1.7 | | V |
| | | 2.7 V ≤ V _{CC} ≤ 3.6 V | 2.0 | | |
| V _{IL} | LOW Level Input Voltage (Note 2.) | 2.3 V ≤ V _{CC} ≤ 2.7 V | | 0.7 | V |
| | | 2.7 V ≤ V _{CC} ≤ 3.6 V | | 0.8 | |
| V _{OH} | HIGH Level Output Voltage | $2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OH} = -100 \mu\text{A}$ | V _{CC} - 0.2 | | V |
| | | V _{CC} = 2.3 V; I _{OH} = -8 mA | 1.8 | | |
| | | V _{CC} = 2.7 V; I _{OH} = -12 mA | 2.2 | | |
| | | V _{CC} = 3.0 V; I _{OH} = -18 mA | 2.4 | | |
| | | V _{CC} = 3.0 V; I _{OH} = -24 mA | 2.2 | | |
| V _{OL} | LOW Level Output Voltage | $2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; \text{I}_{OL} = 100 \mu\text{A}$ | | 0.2 | V |
| | | V _{CC} = 2.3 V; I _{OL} = 8 mA | | 0.6 | |
| | | V _{CC} = 2.7 V; I _{OL} = 12 mA | | 0.4 | |
| | | V _{CC} = 3.0 V; I _{OL} = 16 mA | | 0.4 | |
| | | V _{CC} = 3.0 V; I _{OL} = 24 mA | | 0.55 | |
| I | Input Leakage Current | $2.3 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; 0 \text{ V} \le \text{V}_{I} \le 5.5 \text{ V}$ | | ±5 | μΑ |
| I _{CC} | Quiescent Supply Current | $2.3 \le V_{CC} \le 3.6 \text{ V}; V_I = \text{GND or } V_{CC}$ | | 10 | μΑ |
| | | $2.3 \le V_{CC} \le 3.6 \text{ V}; \ 3.6 \le V_{I} \text{ or } V_{O} \le 5.5 \text{ V}$ | | ±10 | |
| ΔI_{CC} | Increase in I _{CC} per Input | $2.3 \le V_{CC} \le 3.6 \text{ V}; V_{IH} = V_{CC} - 0.6 \text{ V}$ | | 500 | μΑ |

^{2.} These values of V_I are used to test DC electrical characteristics only.

AC CHARACTERISTICS $t_R=t_F$ = 2.5 ns; R_L = 500 Ω

| | | | Limits | | | | | | |
|------------------|-----------------------------------|----------|------------------|---------------------------------|-------------------------|-------|--|-------|------|
| | | | | T _A = -40°C to +85°C | | | | | |
| | | | $V_{CC} = 3.3$ | 3 V ± 0.3 V | V _{CC} = 2.7 V | | $V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ | | |
| | | | C _L = | 50 pF | C _L = | 50 pF | C _L = | 30 pF | |
| Symbol | Parameter | Waveform | Min | Max | Min | Max | Min | Max | Unit |
| f _{max} | Clock Pulse Frequency | 1 | 150 | | 150 | | 150 | | MHz |
| t _{PLH} | Propagation Delay | 1 | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 8.4 | |
| t _{PHL} | CPn to On or On | | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 8.4 | ns |
| t _{PLH} | Propagation Delay | 2 | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 8.4 | |
| t _{PHL} | SDn or CDn to On or On | | 1.5 | 7.0 | 1.5 | 8.0 | 1.5 | 8.4 | ns |
| t _s | Setup Time, HIGH or LOW Dn to CPn | 1 | 2.5 | | 2.5 | | 4.0 | | ns |
| t _h | Hold Time, HIGH or LOW Dn to CPn | 1 | 1.5 | | 1.5 | | 2.0 | | ns |
| t _w | CPn Pulse Width, HIGH or LOW | 4 | 3.3 | | 3.3 | | 4.0 | | ns |
| | SDn or CDn Pulse Width, LOW | | 3.3 | | 3.6 | | 4.0 | | ns |
| t _{rec} | Recovery Time SDn or CDn to CPn | 3 | 2.5 | | 3.0 | | 4.5 | | ns |
| toshl | Output-to-Output Skew | | | 1.0 | | | | | ns |
| toslh | (Note 3.) | | | 1.0 | | | | | |

Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device.
 The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}); parameter guaranteed by design.


DYNAMIC SWITCHING CHARACTERISTICS

| | | | T _A = +25°C | | | |
|------------------|--------------------------------------|--|------------------------|--------------|-----|--------|
| Symbol | Characteristic | Condition | Min | Тур | Max | Unit |
| V _{OLP} | Dynamic LOW Peak Voltage (Note 4.) | $\begin{aligned} & V_{CC} = 3.3 \text{ V, } C_{L} = 50 \text{ pF, } V_{IH} = 3.3 \text{ V, } V_{IL} = 0 \text{ V} \\ & V_{CC} = 2.5 \text{ V, } C_{L} = 30 \text{ pF, } V_{IH} = 2.5 \text{ V, } V_{IL} = 0 \text{ V} \end{aligned}$ | | 0.8 0.6 | | V |
| V _{OLV} | Dynamic LOW Valley Voltage (Note 4.) | $\begin{aligned} &V_{CC} = 3.3 \; V, \; C_{L} = 50 \; pF, \; V_{IH} = 3.3 \; V, \; V_{IL} = 0 \; V \\ &V_{CC} = 2.5 \; V, \; C_{L} = 30 \; pF, \; V_{IH} = 2.5 \; V, \; V_{IL} = 0 \; V \end{aligned}$ | | -0.8 -0.6 | | V V |

^{4.} Number of outputs defined as "n". Measured with "n-1" outputs switching from HIGH-to-LOW or LOW-to-HIGH. The remaining output is measured in the LOW state.


CAPACITIVE CHARACTERISTICS

| Symbol | Parameter | Condition | Typical | Unit |
|------------------|-------------------------------|--|---------|------|
| C _{IN} | Input Capacitance | $V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CC}$ | 7 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 3.3 \text{ V}, V_{I} = 0 \text{ V or } V_{CC}$ | 8 | pF |
| C _{PD} | Power Dissipation Capacitance | 10 MHz, V_{CC} = 3.3 V, V_{I} = 0 V or V_{CC} | 25 | pF |




WAVEFORM 1 - PROPAGATION DELAYS, SETUP AND HOLD TIMES

 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$



WAVEFORM 2 – PROPAGATION DELAYS


 $t_R = t_F = 2.5 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$



WAVEFORM 3 - RECOVERY TIME

 t_R = t_F = 2.5 ns from 10% to 90%; f = 1 MHz; t_w = 500 ns

Figure 3. AC Waveforms




WAVEFORM 4 – PULSE WIDTH

 $t_R = t_F = 2.5$ ns (or fast as required) from 10% to 90%; Output requirements: $V_{OL} \le 0.8 \text{ V}, V_{OH} \ge 2.0 \text{ V}$

| | Vcc | | | | | |
|--------|----------------------|-------|----------------------|--|--|--|
| Symbol | 3.3 V <u>+</u> 0.3 V | 2.7 V | 2.5 V <u>+</u> 0.2 V | | | |
| Vmi | 1.5 V | 1.5 V | Vcc/2 | | | |
| Vmo | 1.5 V | 1.5 V | Vcc/2 | | | |

Figure 3. AC Waveforms (Continued)




 $C_L=50$ pF at $V_{CC}=3.3\pm0.3$ V or equivalent (includes jig and probe capacitance) $C_L=30$ pF at $V_{CC}=2.5\pm0.2$ V or equivalent (includes jig and probe capacitance) $R_L=R_1=500~\Omega$ or equivalent $R_T=Z_{OUT}$ of pulse generator (typically $50~\Omega)$

Figure 4. Test Circuit

PACKAGE DIMENSIONS


SO-14 **D SUFFIX** CASE 751A-03 ISSUE F



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.127 (0.005) TOTAL
 IN EXCESS OF THE D DIMENSION AT
 MAXIMUM MATERIAL CONDITION.

| | MILLIN | IETERS | INC | HES | |
|-----|--------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 8.55 | 8.75 | 0.337 | 0.344 | |
| В | 3.80 | 4.00 | 0.150 | 0.157 | |
| С | 1.35 | 1.75 | 0.054 | 0.068 | |
| D | 0.35 | 0.49 | 0.014 | 0.019 | |
| F | 0.40 | 1.25 | 0.016 | 0.049 | |
| G | 1.27 | BSC | 0.050 BSC | | |
| J | 0.19 | 0.25 | 0.008 | 0.009 | |
| K | 0.10 | 0.25 | 0.004 | 0.009 | |
| M | 0° | 7° | 0 ° | 7° | |
| P | 5.80 | 6.20 | 0.228 | 0.244 | |
| R | 0.25 | 0.50 | 0.010 | 0.019 | |

TSSOP-14 **DT SUFFIX** CASE 948G-01 **ISSUE O**



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI
- Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- DIMENSION A DOES NOT INCLUDE MOLD FLASH,
 PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
- DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED
- PROTRUSION STALL NOT EXCEED


 0.25 (0.010) PER SIDE.

 DIMENSION K DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR
 PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN
 EXCESS OF THE K DIMENSION AT MAXIMUM
 MATERIAL CONDITION.
- TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
- DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

| | MILLIN | IETERS | INC | HES | |
|-----|----------|--------|-----------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 4.90 | 5.10 | 0.193 | 0.200 | |
| В | 4.30 | 4.50 | 0.169 | 0.177 | |
| С | | 1.20 | | 0.047 | |
| D | 0.05 | 0.15 | 0.002 | 0.006 | |
| F | 0.50 | 0.75 | 0.020 | 0.030 | |
| G | 0.65 | BSC | 0.026 BSC | | |
| Н | 0.50 | 0.60 | 0.020 | 0.024 | |
| J | 0.09 | 0.20 | 0.004 | 0.008 | |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 | |
| K | 0.19 | 0.30 | 0.007 | 0.012 | |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 | |
| L | 6.40 BSC | | 0.252 BSC | | |
| M | 0° | 8° | 0° | 8° | |

PACKAGE DIMENSIONS

EIAJ SO-14 **M SUFFIX** CASE 965-01 **ISSUE O**



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS AND ARE MEASURED AT THE PARTING LINE. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
 5. THE LEAD WIDTH DIMENSION (b) DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AND ANAIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

| | MILLIMETERS | | INCHES | |
|----------------|-------------|-------|-----------|-------|
| DIM | MIN | MAX | MIN | MAX |
| Α | 1 | 2.05 | | 0.081 |
| A ₁ | 0.05 | 0.20 | 0.002 | 0.008 |
| b | 0.35 | 0.50 | 0.014 | 0.020 |
| C | 0.18 | 0.27 | 0.007 | 0.011 |
| D | 9.90 | 10.50 | 0.390 | 0.413 |
| E | 5.10 | 5.45 | 0.201 | 0.215 |
| е | 1.27 BSC | | 0.050 BSC | |
| HE | 7.40 | 8.20 | 0.291 | 0.323 |
| L | 0.50 | 0.85 | 0.020 | 0.033 |
| LE | 1.10 | 1.50 | 0.043 | 0.059 |
| M | 0 ° | 10° | 0° | 10° |
| Q ₁ | 0.70 | 0.90 | 0.028 | 0.035 |
| Z | | 1.42 | | 0.056 |

Notes

Notes

MC74I CX74

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affliliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303–308–7140 (Mon–Fri 2:30pm to 7:00pm CET)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (Mon–Fri 2:00pm to 7:00pm CET)

Email: ONlit-french@hibbertco.com

English Phone: (+1) 303–308–7142 (Mon–Fri 12:00pm to 5:00pm GMT)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781

*Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

Toll-Free from Mexico: Dial 01-800-288-2872 for Access -

then Dial 866-297-9322

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 1–303–675–2121 (Tue–Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

U01-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center

4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 **Phone**: 81–3–5740–2700

Email: r14525@onsemi.com

Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.